

FIG. 3




FIG. 2

FIG. 4





FIG. 4



The circuit diagram shows a dark time detector circuit 305. It starts with an RF line tap 302 connected to a high speed CFA amplifier 502. The output of 502 is connected to a high speed precision peak detector 305. This detector includes a clamping amplifier 506 and a dark time detector comparator 405. The comparator 405 outputs a signal to the PLL.

304






FIG. 8

